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Abstract
We report the transport characteristics of both electrons and holes through narrow constricted
crystalline Si “wall-like” long-channels that were surrounded by a thermally grown SiO2 layer.
The strained buffering depth inside the Si region (due to Si/SiO2 interfacial lattice mismatch) is
where scattering is seen to enhance some modes of the carrier-lattice interaction, while suppressing
others, thereby changing the relative value of the effective masses of both electrons and holes,
as compared to bulk Si. Importantly, as a result of the existence of fixed oxide charges in the
thermally grown SiO2 layer and the Si/SiO2 interface, the effective Si cross-sectional wall widths
were considerably narrower than the actual physical widths, due the formation of depletion re-
gions from both sides. The physical height of the crystalline-Si structures was 1500 nm, and the
widths were incrementally scaled down from 200 nm to 20 nm. These nanostructures were config-
ured into a metal-semiconductor-metal device configuration that was isolated from the substrate
region. Dark currents, dc-photo-response, and carrier “time-of-flight” response measurements us-
ing a mode-locked femtosecond laser, were used in the study. In the narrowest wall devices, a
considerable increase in conductivity was observed as a result of higher carrier mobilities due to
lateral constriction and strain. The strain effects, which include the reversal splitting of light- and
heavy- hole bands as well as the decrease of conduction-band effective mass by reduced Si bandgap
energy, are formulated in our microscopic model for explaining the experimentally observed en-
hancements in both conduction- and valence-band mobilities with reduced Si wall thickness. The
role of the biaxial strain buffing depth is elucidated and the quasi-quantum effect for the saturation
hole mobility at small wall thickness is also found and explained. Specifically, the enhancements of
the valence-band and conduction-band mobilities are found to be associated with different aspects
of theoretical model.
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I. INTRODUCTION
For over 40 years the microelectronics market place has driven the very large scale integra-
tion (VLSI) industry to make continuous improvements in computational power, bandwidth
and speed. 1 These continued enhancements in performance have come in the form of “cram-
ming” more components onto integrated circuits, as was predicted in 1965 by Gordon E.
More. 2
The push to increase the speed and density of the transistors on a chip has come in the
form of shrinking the transistor size, in particular the channel length. 3,4 However, reductions
in channel length have come with challenges i.e., short channel effects. 5 Short channel effects
lead to higher leakage currents, poor signal-to-noise ratios and instability during operation,
such as loss of channel’s gate control.
In order to improve the transistor’s gate control and switching speed, the contempo-
rary metaloxidesemiconductor (CMOS) industry has looked for alternative solutions to the
traditional planar transistor designs and substrates. 6
Over the past several years, the CMOS industry has narrowed their focus into multi-gate
field effect transistor designs 7 for improving the gate control, and strained substrates 8,9 to
enhance carrier carrier mobilities and ultimately the switching speed and drive currents.
One particular multigate transistor design that has gained considerable interest among the
industry, as a replacement for the planar design, is the FinFET 7. The FinFET has a tri-gate
architecture and reductions of short-channel effects have been observed in these devices. 10,11
This design provides gate control, not only from the top of the channel, but also from
the channel sides as well. This in itself improves the overall (on/off) gate control process,
however, the drawback is that these devices require higher operating voltages to achieve
faster switching speeds. 12 S. W. Bedell et. al., 13 has reported that in the present FinFET
technologies, the carrier mobilities are not seen to be enhanced, since the active region of
these devices would require two opposite kinds of strain (i.e. tensile and compressive) on
the same substrate, which would be possible by converting the tensile strain of silicon-on-
insulator substrates to compressive strain in localized regions via a combination of selective
SiGe(> 40%) growth. Such FinFET devices have not yet been experimentally demonstrated.
However, similar embedded silicon/germanium layered structures that would provide process
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induced stressors in the source and drain regions have been theoretically modeled. The
results of these simulations show only a modest performance increase, approximately one-
half enhancement in mobility, as compared to similar size planar FETs. 14 Process induced
strain in a FinFETs would be most effective if it was directly under the gate region, as
its stressor’s effectiveness diminishes with depth. Incorporation of wafer level strain using
SiGe-on-insulator (SGOI) and Strained Silicon-On-Insulator (sSOI) in small pitched circuits
may be possible by converting the tensile strain of sSOI to compressive strain by selective
growth of silicon-germanium. However, these type of configurations would certainly add
complexities in a high volume manufacturing environment, which could negatively affect
yield.
In this paper we report an comprehensive experimental and theoretical study on the na-
ture of carrier transport, of both electrons and holes, through narrow constricted crystalline
Si “wall-like” long-channels that were surrounded by a thermally grown SiO2 layer. The
carrier transport characteristics are evaluated as a function of dimensional scaling of the Si
wall widths from 200 nm to 20 nm. The Si wall-widths were reduced by the process of ther-
mal oxidation, where stress naturally accumulates in the channel. Basically, this structure
configuration allows us to investigate the effects of strained regions that are “closing-in”
from both sides. Additionally, as the wall-widths approach the quasi quantum regime, the
carriers start to become confined and therefore react to the narrow paths, and possibly be-
have more like waves then particles, 15 thus altering the macroscopic nature of resistance,
capacitance and inductance to a more exotic microscopic one. 16 However, this transition into
the quantum mechanical regime does not come about abruptly. Rather, there is a transition
region in which the bulk properties begin to slowly weaken while the quantum effects begin
to strengthen.
The effects of quantum confinement on carrier transport properties, however, have been
primarily investigated in ternary and quarternary material heterostructures and supperlat-
tices, in which scattering is seen to enhance some modes of the electron-lattice interactions
while suppressing others, thereby changing the relative value of the carrier’s effective masses
of electrons and holes, as compared to bulk semiconductors. 17 To date such studies in Si
have been very limited. We believe that these wall structures are a useful starting point for
a broader study, as these can be configured into novel high density 3-D VLSI devices, where
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thermal effects, such as heat buildup, can also be efficiently managed. 18
We organize the rest of the paper as follows: In Sec. II the process for fabricating the
crystalline Si wall structures is described, and the two electrode, metal-semiconductor-metal
device structure fabrication is also discussed. In Sec. III, the experimental dc measurements
as a function of wall width thickness are presented, including dark currents and photocur-
rents.
The electron and hole transient time responses and analysis are done in Sec. III. Section
IV provides a detailed model to explain the role of strain effects and how they impact both
the electron and hole mobilities, while we summarize in Sec. V.
II. FABRICATION
A. Rationale for substrate material
Silicon-on-insulator (SOI) wafers with a top active layer of < 100 > crystal orientation
were used to fabricate the wall-like structured devices for this study. The initial SOI structure
had a 1500 nm active layer on top of a 3000 nm buried oxide. The SOI configuration allowed
complete electrical isolation of the Si wall-like structures from the underlying substrate. All
five samples in this study had identical p-type active layer with a lightly doped concentration
of 1014 cm−3 boron atoms. Intrinsic SOI wafers would have been an ideal choice for the
experiment; however, due to the commercial unavailability of 100% intrinsic material, the
above choice of dopant type and concentration was adequate enough to minimize the effects
of impurity scattering. Boron tends to segregate away from the Si interface and into the
thermally grown oxide 19, thus reducing the impurity concentration near the Si interface
with SiO2. Thus the segregation coefficient, which is defined as the ratio of the dopant
concentrations at the interface, is less than one in our case. The thermal oxidation process
leads to the formation of an oxide trapped charge (Qot), which contribute to the formation
of a depletion region near the Si/ SiO2 interface.
20,21 Now, if we combine this oxide trapped
charge with the fixed charge (Qf) which naturally results from the excess Si atoms not reacted
with the oxygen, and the interface trapped charge (Qit) which results from the mismatch
between the number of atomic bonds in the Si crystal surface and the number of available
bonds in the SiO2 layer, these all sum to (Qot +Qf +Qit). Combined these form an depletion
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region in Si that extends several nanometers away from the SiO2 interface.
21,22 Thus the
effective Si cross-sectional wall widths were considerably narrower than the actual physical
widths, due this formation of depletion regions from both sides.
B. Crystalline silicon wall nanostructure fabrication
In order to fabricate the wall structures, photoresist nano-scale pattering was required.
The precursors to the wall structures were patterned using interferometric lithography (IL) 23
and reactive-ion-etching (RIE) 24,25. IL is a well-developed technique for inexpensive nano-
patterning process. 26 IL, in its simplest form, is interference between two coherent waves
resulting in a 1-D periodic pattern defined by λ/2 sin θ where λ is the optical wavelength
and 2θ is the angle between the interfering beams. A typical IL configuration consists of
a collimated laser beam incident on a Fresnel mirror (FM) arrangement 27 mounted on a
rotation stage for period variation. There is no z-dependence to an IL exposure pattern,
which is limited only by the laser coherence length and beam overlaps 28. The 1-D nanoscale
patterns were first formed in the photoresist followed by pattern transfer onto the underlying
substrate using RIE in a parallel plate reactor using SF6 plasma chemistry. Figure 1 shows a
scanning electron microscope (SEM) cross-sectional image of an array of nano-wall structures
with a remaining layer of patterned photoresist after RIE has been performed. Note at this
stage these structures are merely the precursors to the thin Si wall structures that are then
reconfigured into metal-semiconductor-metal (MSM) devices. After the photoresist was re-
moved, the wall structures are thermally oxidized. The oxidation process accomplished two
things. First, it consumes the Si, thus thins the wall width. Secondly, the thermally grown
oxide preserves a low defect, clean Si/SiO2 interface, and at the same time passivates the
surfaces of the nanostructures. 23,29 The Si/SiO2 interface has low defects and it is important
to note that strain is present at the interface and it reduces with distance from the interface.
This reduction in strain as a f unction of depth has been seen experimentally in Si/SiO2
interfaces using a scanning transmission electron microscope using Z-contrast imaging which
produces strain contrast imaging 30. Using this technique, the 1/e decay length was measured
at approximately 1 nm. The modeling of the thermal oxidation parameters needed for the
desired thicknesses was complicated due to the f act that in a three dimensional wall structure
there are several crystal lattice orientations that have different thermal oxidation rates. As
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a first order approximation, we used average values of oxidation rates between the various
lattice orientations i.e. oxygen ow rate, pressure, temperature and time. These parameters
were then fine-tuned empirically during the actual thermal oxidation runs. Figure 2(a)-2(c)
show SEM images of the cross-sectional views of the wall structures after the respective
thermal oxidations. As can be seen from the SEM images, due to the high aspect ratio
of these structures the oxidation rate was not fully uniform throughout the height of the
walls. The rate was faster at the top part of the walls and slower at the bottom part due to
higher availability of oxygen atoms in the upper regions. The resulting wall-like Si structures
surrounded by the thermally grown oxide are then configured into the active region of the
MSM devices as described in the next section.
C. MSM device fabrication
The wall structured samples were then configured into two terminal metal-Si/nanowall-
metal (MSM) devices for optical and electrical characterization. The MSM device configu-
ration was specifically designed so the current would ow within the wall boundaries between
the electrodes. This allowed the physical cross-section of the wall structures to dictate the
current flow properties. The mesa structures were fabricated to cutoff any stray current
paths that could bypass the intended active region (wall) carrier path. Figure 3(a) shows a
SEM picture of a typical pre-device mesa structure. After the walls were oxidized to achieve
the desired wall width, the thermally grown oxide was selectively removed from the planar
un- textured Si pad locations [Figure 3(b)] using an appropriate photo-mask and a chemical
1 : 6 buffered oxide etch (BOE) process.
Following the resist removal the samples were cleaned using a sulfuric-acid/hydrogen-
peroxide solution, and a DI water rinse followed by a nitrogen gas dry step. The samples
were then re-patterned using photoresist and a second mask was used in the process to form
the electrode contact regions. Three separate evaporations (30 nm of Ni) were performed.
The first one was performed at a normal incidence to the sample surface and the other two
at a 30o degree tilt angles in order to ensure complete coverage of the mesa step height.
After Ni evaporation, liftoff was performed to remove the unwanted metal and resist using
acetone. Following a thorough clean using methanol/DI-water, the samples were again
dehydrated and spin-coated with a thick resist layer. The samples were patterned using a
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final metallization mask set. A layer of Cr and Au was evaporated on the electrode regions.
30 nm/200 nm of Cr/Au were evaporated and liftoff process was used to remove the resist
and unwanted metal. Figure 3(c) shows SEM pictures of a fully fabricated wall device.
III. ELECTRICAL AND OPTICAL MEASUREMENTS AND ANALYSIS
A. DC measurements
At room temperature only a small number of carriers are thermally generated (as dark
current) for a Si bandgap of 1.15 eV. At low bias voltages (linear region of operation) the slope
of the I-V dark current is proportional to the device resistance that includes contributions
of thermally generated carriers from both the wall channels and the metal/semiconductor
contact regions. At higher biases the current saturates when all thermally generated carriers
are collected. Any further increase in the current can be attributed to leakages across
the contact metal-semiconductor barrier and to non-linear generation of carriers across the
barrier. 31 The back interpolation of this leakage current to the zero bias (0 V) is a measure of
the saturated dark current (Ids). Although the photocurrents are a few orders of magnitude
larger than the thermally generated dark currents, the analysis of the photocurrent (Ips) IV
function is the same as the dark current (Ids) IV plots. For dc response analysis, two sets of
measurements were performed. These include: (i) dark currents as a function of wall width
thickness, and (ii) photocurrents as a function of wall width thickness. These results are
discussed and analyzed below.
B. Dark currents versus wall width thickness
To study the carrier conduction properties versus dimensionally scaling down the width
of the wall structures into the nano-regime, the samples were characterized in batches. Using
samples with wall widths of 200 nm, 95 nm, 75 nm, 40 nm, and 20 nm, the room temperature
dark currents were measured with a probe station and digital I-V curve tracer. As the
physical cross-sectional area of the wall widths was reduced from 200 nm to 20 nm, we know
from Ohm’s law, the resistance should increase linearly as a function of area. In other words
the resistivity in units of Ω/ should remain constant. However, as can be seen from the
Figure 4, the resistivity is not constant but drops significantly as the width of the wall is
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reduced below 95 nm. This suggests that there is an increase in conductivity as the wall
thickness decreases from 95 nm to 20 nm. Since the number of thermally generated carriers
is directly proportional to the volume of the active region, any increase in the conductivity,
as wall width cross-sectional region decreases from 95 nm to 20 nm, cannot be attributed to
the volume of the semiconductor material, but must be the result of a substantial increase
in the carrier velocity. Confirmation of this hypothesized mechanism was obtained with the
use of transient time analysis as discussed in subsection III D.
C. Photocurrents versus wall width thickness
DC steady state photocurrents were measured using a 365 nm wavelength, 1.132 W/cm2
argon-ion laser and a 633 nm wavelength, 3.96 W/cm2 HeNe laser. The laser beam spot
diameter was less than 8µm and was focused within the active region of the electrode spacing
covering several wall structures. By using 365 nm and 633 nm wavelengths, a more complete
insight into absorption and carrier transport as a function of wall thickness can be achieved.
At 365 nm, absorption occurs within the top first 10 nm of the Si wall structures with heights
of 1500 nm. For 633 nm the total photon absorption extends through the entire wall height.
Figure 5(a) and 5(b) show the conductivity versus wall thickness profiles respectively. As
can be noted from the figures, a peak in the conductivity occurs around the 40 nm (physical
wall width) samples followed by a decrease around 25 nm width samples. The significance
of this can be explained through the effects of strain inside the wall structures that affect
the carriers mobilities as the dimensions are reduced, as discussed in section IV.
D. Transient time response measurements and analysis
The schematic of the pulsed carrier transport experiment is shown in Figure 6. This setup
is based on a modified version of the Haynes-Schockley 32 experiment. This measurement
provides an unambiguous direct measure of the actual transit time of electrons and holes
through the channel. When a narrow pulse of light strikes the wall structured active region
of the device near the left electrode as shown in Figure 6, equal number of electrons and
holes are generated, and are then subjected to diffusion and drift forces in a presence of an
electric field. Based on the experimental configuration the electrons will be rapidly collected
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near the positively biased electrode and the holes will have to travel the entire channel to the
negatively biased electrode. From the measured time response signal profile at the opposite
electrode, the hole transient time limited carrier velocity can be determined, provided the
carrier lifetime is greater than the total transit time. If the optical pulse of light strikes near
the opposite electrode, the holes will be rapidly collected and the electrons would have to
transit through the channel, thus the measured signal at the opposite electrode would be
electron transit time limited.
The pulsed response measurements were taken using a 150-fs duration excitation at λ =
400 nm from a cw mode-locked Ti:Al2O3 laser (doubled for the short wavelength, 0.2 mW
average power at a 77 MHz repetition rate).
The wall structured MSM devices were probe tested using an 18 GHz probe and a high-
speed digital sampling oscilloscope with an approximately 1 ps resolution capability. The
laser spot size was 1µm in diameter and the electrode gaps were 8µm. Normal incidence
was used for the experiment. The time response measurements were taken for low electric
field strengths 3× 103V/cm, (2.5 V across 8µm gap) thus avoiding velocity saturation.
Before the experimental data and analysis is provided it is useful to review the three
primary factors that can impact the carrier transport through a semiconductor region.
These factors are:
• Field dependent velocity of carriers through the active region. At high E-fields, the
velocities of both electrons and holes in Si saturate at about 1× 107 cm/s,
,19 provided the field within the electrodes exceeds the saturation value for most of its
length, we can assume that the carriers move with a average velocity drift. Velocity
saturation is not an issue in our experiment since the applied field is much lower than
what is required for saturation.
• Diffusion of carriers in the active region. The time it takes for carriers to diffuse a
distance d is τdiff = d
2/2D where D is the carrier diffusion coefficient. The diffusion of
carriers becomes a two dimensional process as the thickness of the Si wall-structures is
reduced and carriers are physically constricted in movement by the Si/SiO2 interfaces
from all sides.
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• Junction and parasitic capacitance effects. A metal-semiconductor junction under
reverse bias exhibits a voltage-dependent capacitance caused by the variation in stored
charge at the junction represented by the relation CJ = (A/2)
√
2e0rNd/V , where A
is the junction cross-sectional area, Nd is the ionized donor density, r is the dielectric
constant and V is the junction voltage. This capacitance is usually quite small for
MSM device structures as a result of their planar electrode design. There are also
parasitic circuit capacitances associated with the probing and cabling that usually
dominate the electrical response as well as the limiting response of the electronics. For
this study all film devices have an identical circuit limitation.
Figure 6 shows the bias polarity of our experiment in which the left electrode polarity
is positive and the right electrode is ground. With this bias configuration once a pulse of
light with a spot size < 1µm, as in the case of our experiment, strikes within the active
region, the holes travel towards the right electrode and the electrons travel in the opposite
direction towards the left electrode. Figure 7(a)-7(d) shows the experimental results of the
time response measurements for 200 nm, 95 nm, 40 nm and 20 nm thick wall devices for both
electron and hole dominated signals. From a first pass, as can be seen from these plots, as
the thickness of the wall-channels are decreased, the time response signal decays faster. In
particular in the case of the 40 nm and 20 nm thick walls the signal decays over an order of
magnitude faster then the 200 nm sample for both electrons and holes. The rise time of the
signals is an important parameter, since it directly provides the carrier transit time. 33 The
rise time (td) is defined as is the time-lapse from moment when the pulse of light strikes
one end of the active region of the MSM, near one electrode, and the moment when the
photo-generated carrier signal is detected at the opposite electrode. From the rise time
data, provided on Fig. 7(a)-7(d), we can determine the carrier mobilities as a function of
wall thickness as follows. 33
First from the experimental time response measurements we can calculate the average
carrier velocities by applying the given relation,
vCarrier−Velocity =
(Electrode gap)
td
(cm/s) , (1)
where td is the average time it takes for the pulsed carrier signal to cross the electrode gap
distance. The pulse travels in the presence of a field and expands from its originating point
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due to diffusion. In this case we are ignoring the RC time delay that the pulsed signal
experiences once it reaches the edge of the depletion region near the electrodes since the
widths of the depletion regions are very small in the sub-micron range compared to the
electrode gap which is 8µm in length.
By definition the average carrier mobility can be written as,
µavg =
vCarrier−Velocity
Vbias/(Electrode gap)
, (2)
where Vbias is the external bias applied to the electrodes.
Figure 8 shows a plot of average field dependent electron and hole limited mobility values
using experimental values of rise time, td, and the above expression as a function of wall
thickness. We know that the carrier transport of electrons and holes in the thickest wall
sample (200 nm) is essentially similar to the transport properties in bulk silicon. However
we observe a considerable increase in low field dependent mobility values below 75 nm wall
thicknesses. Recall the fact that we actually have a much narrower effective cross-sectional
regions from which carriers propagate due to the repulsive nature of the boundary at the
Si/SiO2 interface, and the carrier profile tends to peak a certain distance away from the
interface close to the center of the wall structures. 21 At these nanoscales we must account
for the strain effects, which include the reversal splitting of light- and heavy- hole bands as
well as the decrease of conduction-band effective mass by reduced Si bandgap energy. These
strain effects are formulated in our microscopic model for explaining the experimentally ob-
served enhancements in both conduction- and valence-band mobilities with reduced Si wall
thickness, i.e. consider the case where the hole mobility is given by µh = eτh/m
∗
h, where
1/m∗ij = (1/~2) (∂2E(k)/∂ki∂kj). The narrower light-hole band dominating the transport
can have a significant enhancement on the overall mobility which is consistent with our ex-
perimental result. Specifically, the enhancements of the valence-band and conduction-band
mobilities are found to be associated with different aspects of physical mechanisms. The role
of the biaxial strain buffering depth is elucidated and its importance to the scaling relations
of wall-thickness is reproduced theoretically. A detailed theoretical model is described in
the next section which explains our experimental results in a comprehensive manner.
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IV. STRAIN EFFECTS MODELING TO EXPLAIN THE RISE IN ELECTRON
AND HOLE MOBILITY
Figures 9(a)-9(c) represent the thickest wall channels and Figures 10(a)-10(c) represent
the thinnest wall channels. Note that the associated E-k diagrams of Fig. 9(c) and Fig. 10(c)
represent the center regions of the wall channel structures where the carriers flow through.
If we consider a total valence-band hole concentration nv then, the light-hole (nLH) and the
heavy-hole (nHH) concentration will satisfy the charge-conservation relation nLH +nHH = nv,
where
nσ =
gΓgs
V
∑
k
[
1 + exp
(
Eσk ∓∆Evstr − uv
kBT
)]−1
≈ 2gΓ
(
m∗σkBT
2pi~2
)3/2
exp
(
uv ±∆Evstr
kBT
)
. (3)
Here, the subscript σ takes HH or LH and the upper (lower) sign corresponds to HH (LH)
state. In the above expressions, the approximations are made for high temperatures, V is
the volume of the silicon film, T is the system temperature, the zero energy is chosen at
the middle point between the split pair of light-hole and heavy-hole bands, k is the three
dimensional wave vector of carriers, gΓ = 2 (not 6 due to strain effect) is the Γ-valley
degeneracy for holes and gs = 2 is the spin degeneracy for both light-holes and heavy-
holes. In addition, uv, which depends on both T and nv, is the chemical potential to
be determined for valence bands, EHHk = ~2k2/2m∗HH is the kinetic energy of heavy holes
and ELHk = ~2k2/2m∗LH is the kinetic energy of light holes, where m∗HH = 0.49m0 and
m∗LH = 0.16m0 (m0 is the free-electron mass) are the effective masses for heavy holes and
light holes, respectively. Additionally, ∆Evstr introduced in the above expressions stands for
the half of the valence-band splitting due to the existence of strain.
From Eq. (3) and nLH + nHH = nv, we obtain nLH/nv = [1 + γ
3/2 exp(2∆Evstr/kBT )]
−1
and nHH/nv = 1 − nLH/nv, where γ = m∗HH/m∗LH > 1. For biax-
ial and shear strains 33,34, we have the valence-band splitting, given by ∆Evstr =
±{(b2/2) [(xx − yy)2 + (yy − zz)2 + (zz − xx)2] + d2 [2xy + 2yz + 2xz]}1/2, where the up-
per sign is for the compressive strain while the lower sign for the tensile strain in the direction
perpendicular to the interface of silicon and silicon-dioxide materials, b and d are the optical
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deformation potentials, and jj′ represents the strain tensor in the three dimensional space
with j, j′ = x, y, and z, the diagonal matrix elements jj are associated with biaxial strain,
and the off-diagonal matrix elements jj′ with j 6= j′ correspond to contributions from the
shear strain. For silicon crystals, we have b = −2.33 eV and d = −4.75 eV.
If we choose the z direction as the direction perpendicular to the interface for biaxial strain
we simply get 35 xx = yy = ‖, zz = ⊥, and ij = 0 for i 6= j, where ‖ = (a‖, Si/aSi − 1),
⊥ = (a⊥, Si/aSi − 1). Moreover, the perpendicular lattice constant a⊥, Si is related to the
parallel lattice constant a‖, Si = a¯SiO2 by a⊥,Si = aSi [1 − (2c12/c11) (a¯SiO2/aSi − 1)], where
c11 = 16.75× 1010 N/m2, and c12 = 6.5× 1010 N/m2 are the elastic constants of silicon. For
silicon and silicon-dioxide, we have a¯SiO2 = (2×4.914+5.405)/3 = 5.078 A˚ and aSi = 5.431 A˚
for amorphous silicon-dioxide materials. Therefore, we obtain a⊥, Si/aSi = 1.050. This leads
to ‖ = −0.065 (compressive), ⊥ = 0.05 (tensile), and 2‖ + ⊥ = −0.08.
The total mobility µv for holes can be expressed as
14
µv
µ
(0)
v
≈ ηv Fv
(
L
λv
)
(1 + γ3/2)(γα + γ1/2 eA)
(1 + γ3/2 eA)(γα + γ1/2)
+ (1− ηv) , (4)
where A = 2∆Evstr/kBT and τLH/τHH = γα (for details of calculating hole scattering
time, see Appendix A). Fv(L/λv) = 1 + (Qv − 1)/
√
1 + (L/λv)2 comes from the mobil-
ity saturation effect, λv ∼
√
3pi2~2/2m∗LHkBT is the quasi-quantum confinement width,
µ
(0)
v = [(eτLH/m
∗
LH) + γ
3/2 (eτHH/m
∗
HH)]/(1 + γ
3/2) corresponds to the hole mobility in the
absence of strain for L/λv  1, τLH and τHH are the scattering times for light holes and
heavy holes, respectively. Moreover, the factor Qv introduced in the definition of Fv(L/λv)
is given by Qv = (µmaxv /µ(0)v )(1 + γ3/2 eA)(γα + γ1/2)/[(1 + γ3/2)(γα + γ1/2 eA)], where µmaxv is
the maximum of the hole mobility in the limit of L/λv → 0. It is clear that µv increases with
decreasing L for the tensile strain (Evstr < 0) in the direction perpendicular to the interface
of silicon and silicon-dioxide materials, as observed by us in Fig. 11.
The values of ηv introduced in Eq. (4) can be scaled as ηv = 1/
√
1 + (L/2Dv)2, where
L is the film thickness and 2Dv/L represents the average spatially-dependent strain due to
lattice mismatch between embedded Si crystal and surrounding amorphous SiO2 material at
their interface, and L− 2Dv > 0 represents the film effective thickness for unstrain part 36.
The scale of interest for these calculations of the effects of strain near a Si/SiO2 interface of
a silicon nanowire was studied using molecular dynamics by Ohta, et. al. 37. In this study,
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strain was most pronounced within 1-2 nanometers of the interface, tensile in the [001]
direction (perpendicular to the substrate) and compressive in the [110] direction parallel to
the substrate resulting in form of biaxial strain.
For a given conduction-band electron concentration nc, the electron chemical potential
uc, which depends on both T and nc, is decided from
nc =
∑
ξ=X,L
nξ =
gs
V
∑
ξ=X,L
gξ
∑
k
[
1 + exp
(
Eξk + E
ξ
G − uc
kBT
)]−1
≈ 2
∑
ξ=X,L
gξ
(
m∗ξkBT
2pi~2
)3/2
exp
(
uc − EξG
kBT
)
, (5)
where the high-temperature approximation is made in the above expression, EξG = ε
ξ
G(T ) +
∆EξG is the bandgap energy of strained silicon crystals, which depends on T and the hy-
drostatic part of the strain, εξG stands for the bandgap energy of unstrained silicon crys-
tals, gX,L = 2 (not 6 due to strain effect) represents the X (in < 100 > direction)
or L (in < 111 > direction) valley degeneracy for electrons at the two minima of con-
duction band, Eξk = ~2k2/2m∗ξ is the kinetic energy of electrons and m∗ξ is the trans-
verse effective mass of conduction-band electrons with m∗X = 0.19m0 and m
∗
L = 0.1m0.
The T dependence of εξG(T ) (based on the Bose-Einstein phonon model) is given by
33
εξG(T ) = ε
ξ
G(0) − 2αBΘB [coth(ΘB/2T ) − 1], where αB = 2.82 × 10−4 eV/K is a cou-
pling constant, kBΘB is a typical phonon energy with ΘB = 351 K, ε
X
G(T ) = 1.12 eV and
εLG(T ) = 2.4 eV at T = 300 K for the X and L valleys. Moreover, the strain part of the
bandgap energy ∆EξG is calculated as
33 ∆EξG = Ξ
(ξ)
d Tr( 
↔) + Ξ(ξ)u ~eξ · ↔ · ~eξ + a Tr( ↔), where
Ξ
(X,L)
d and Ξ
(X,L)
u are the deformation potentials of the conduction band for an indirect-
gap silicon crystal (Ξ
(X)
d = 1.1 eV, Ξ
(X)
u = 10.5 eV for the X valley and Ξ
(L)
d = −7.0 eV,
Ξ
(L)
u = 18.0 eV for the L valley), a = 2.1 eV is the difference of the deformation potentials of
conduction and valence bands at two different valleys due to hydrostatic component of the
strain for the silicon crystal, and ~eξ is the unit vector pointing to the specific X or L valley.
It is clear from the above equation that ∆EξG < 0 for the tensile strain and ξ =X or L.
The change in the bandgap energy by strain also affects the effective mass of conduction
band, given by 38
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∆(
m0
m∗ξ
)
≈ −EP (2‖ + ⊥)/3
εξG(T ) + ∆0/3
[
2 +
3a
εξG(T ) + ∆0/3
]
, (6)
where we have neglected the shear strain and assumed a weak strain with |2‖ + ⊥|  1,
∆0 = 44 meV is the spin-orbit splitting and EP = 21.6 eV is the Kane energy parameter.
The total mobility µc of conduction-band electrons is obtained as
µc
µ
(0)
c
≈ ηcFc
(
L
λc
)
[m0/m
∗
X + ∆(m0/m
∗
X)]
1+α
(m0/m∗X)1+α
+ (1− ηc) . (7)
where Fc(L/λc) = 1 + (Qc − 1)/
√
1 + (L/λc)2 comes from the mobility saturation effect,
λc ∼
√
3pi2~2/2m∗XkBT , Qc = (µmaxc /µ(0)c )(m0/m∗X)1+α/ [m0/m∗X + ∆(m0/m∗X)]1+α, µ(0)c =
eτX/m
∗
X corresponds to the electron mobility in the absence of strain for L/λc  1, τX,L
represents the scattering times of conduction-band electrons at two different valleys and the
high-energy L valley has been assumed depopulated, and τX = τ
0
X (m0/m
∗
X)
α (for details
of calculating electron scattering time, see Appendix A). In addition, ηc for electrons has
the similar meaning of ηv for holes. It is clear that the electron mobility is increased for
(2‖ + ⊥) = −0.08, as oberserved by us in Fig. 11.
Our numerically calculated results for electron (µc) and hole (µc) mobilities are presented
in Fig. 11, along with their comparisons with our experimental data. In our model calcula-
tions, we have taken T = 300 K and the other model parameters can be found from Tables
I and II. The good agreement between our numerical calculated results and measured data
strongly support the physical modeling present in this section.
V. SUMMARY AND CONCLUSION
The semiconductor processing, fabrication and the resulting carrier transport character-
istics of MSM devices fabricated as wall like structures in silicon on insulator technology
were reported. MSM device dark current, DC photocurrents, and the time response of car-
rier transport were investigated. The resulting conducting channels were actually smaller
than their physical dimensions, a result of depletion of carrier near the interfaces. As the
physical channel widths were reduced by oxidation, strain was produced near the interface
and strained lattice became a significant portion of the conducting channel. The increase
in mobilities for both holes and electrons stemming from the strained silicon resulted in a
16
dramatic increase in carrier mobility for both electrons and holes as the physical channel
width was reduced from 200 nm to 20 nm. The theoretical model incorporating the effects
of strain present in these nanoscale MSM devices compared favorably with experimental
results, showing that hole mobilities increased with decreasing L. Additionally, if these elec-
tron and hole mobilities can be retained with the application of gate electrodes, then this
technique may yield a much simpler path towards high performance CMOS, both n-channel
and p-channel, than current techniques for either planer ultra-thin body FETs or FinFETs.
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Appendix A: Carrier Scattering Time
In general, the carrier concentration includes both the doping and photo-excitation con-
tributions. If the sample is undoped, we can simply neglect the impurity scattering and have
nc = nv. The optical-phonon scattering and the inter-valley scattering are only important
at high temperatures, while the acoustic-phonon scattering becomes more important at low
temperatures. 39 The surface-roughness scattering, on the other hand, is largely independent
of temperature.
For the impurity scattering, by using the Fermi’s golden rule, its scattering rate 1/τimp is
calculated as 40,41
1
τimp
=
2
Nc
∑
k
nk
τimp(k)
=
2
Nc
∑
k
nk
[
Ni
2pi
~
∑
q
∣∣∣∣ −Ze20r(q2 +Q2s )V
∣∣∣∣2 (1− nk+q) δ(Ek+q − Ek)
]
≈ niZ
2e4m∗
2pi~3202r
2
Nc
∑
k
nk
Q2s
k(4k2 +Q2s )
2
, (A1)
where Nc is the total number of carriers in the system, ni = Ni/V is the impurity con-
centration, Z is the impurity charge number, r = 11.9 is the silicon dielectric constant,
Q2s = (e
2nc/0rkBT ) at high temperatures with nc = Nc/V , Ek = ~2k2/2m∗ is the carrier
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kinetic energy, and m∗ stands for the carrier effective mass. For this case, we have α = 1.
In addition, at high temperatures we get conduction-band electron distribution
nek =
1
1 + exp[(Ek − uc)/kBT ] ≈
nc
2gX
(
2pi~2
m∗XkBT
)3/2
exp
(
− Ek
kBT
)
, (A2)
where we have assumed the high-energy L valley becomes depopulated. Similar results can
be obtained for valence-band hole distributions.
For the longitudinal-acoustic-phonon scattering at high temperatures (~ωq  kBT ), its
scattering rate 1/τac is calculated as
40,41
1
τac
=
2
Nc
∑
k
nk
τac(k)
=
2
Nc
∑
k
nk
{
2pi
~
∑
q
~
2ρ0Vωq
[
D2acq
2 +
9
32
(eh14)
2
](
q2
q2 +Q2s
)2
× [(1− nk+q)Nq δ(Ek+q − Ek − ~ωq) + (1− nk−q) (Nq + 1) δ(Ek−q − Ek + ~ωq)]}
≈ 2piD
2
ackBT
ρ0~v2s
2
Nc
∑
k
nk g3D(Ek) , (A3)
where g3D(E) = m
∗ 3/2√2E/pi2~3 is the three-dimensional density of states of carriers, Nq ≡
N0(~ωq/kBT ), N0(x) = 1/[exp(x)−1] is the Bose function for thermal-equilibrium phonons,
ωq = vsq, vs = 9×105 cm/s is the sound velocity, ρ0 = 2.33 g/cm3 is the atomic mass density,
Dac = 5.39 eV is the deformation potential for acoustic phonons, and h14 is the piezoelectric
constant neglected. For this case, we have α = 3/2.
For the longitudinal-optical-phonon scattering, its scattering rate 1/τop is calculated
as 40,41
1
τop
=
2
Nc
∑
k
nk
τop(k)
=
2
Nc
∑
k
nk
{
2pi
~
∑
q
~Ω0
2V
(
1
∞
− 1
s
)
e2
0(q2 +Q2s)
× [(1− nk+q)NLO δ(Ek+q − Ek − ~Ω0) + (1− nk−q) (NLO + 1) δ(Ek−q − Ek + ~Ω0)]}
≈
(
Dop
e`op
)2
e2
8pi2ρ0Ω0
2
Nc
∑
k
nk [(NLO + 1) g3D(Ek − ~Ω0) +NLO g3D(Ek + ~Ω0)] (A4)
where NLO ≡ N0(~Ω0/kBT ), ~Ω0 = 63 meV is the energy of optical phonons, (Dop/e`op) =
2.2× 1010 V/m is the optical-polarization field. For this case, we also have α = 3/2.
For the surface-roughness scattering, its scattering rate 1/τsr is calculated as
42
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1τsr
=
2
Nc
∑
k
nk
τsr(k)
=
m∗Λ2e4ndepl
~3202r
(
δb
L
)2
2
Nc
∑
k
nk
1√
1 + k2Λ2
E
(
kΛ√
1 + k2Λ2
)
, (A5)
where δb is the average roughness, Λ is the roughness spatial-correlation length in a Gaussian
model, and E(x) is the a complete elliptic integral. Additionally, (e/0r)ndepl stands for the
surface depletion-charge field, and ndepl is the surface depletion-charge areal densities. For
this case, we have α = 1.
For the inter-valley scattering, its scattering rate 1/τiv can be calculated in a similar way
for phonons, which gives
1
τiv
=
2
Nc
∑
ξ
nξk
τ ξiv(k)
=
∑
ξ, ξ′
(
Dξξ′
e`ξξ′
)2
e2
8pi2ρ0ωξξ′
2
Nc
∑
k
nξk
×
{
[N(ωξξ′) + 1] g
ξ
3D(E
ξ
k −∆Eξξ′ − ~ωξξ′) +N(ωξξ′) gξ3D(Eξk −∆Eξξ′ + ~ωξξ′)
}
, (A6)
where (Dξξ′/e`ξξ′) is the inter-valley optical-polarization field, N(ωξξ′) ≡ N0(~ωξξ′/kBT ),
ωξξ′ = vs|Kξ′ −Kξ|, and ∆Eξξ′ = Eξ′G − EξG. For this case, we have α = 3/2.
The finite-size effect in the direction perpendicular to the silicon film becomes significant
as pi2~2/2m∗XL2  kBT . 43 The existence of such a quantum well modify the splitting of
heavy and light holes by EHH → EHH + ∆vqw and EHH → ELH − ∆vqw, where 2∆vqw stands
for the quantum-well induced valence-band splitting, as well as gΓ → 1. It also affects
the bandgap energy by εXG(T ) → εXG(T ) + ∆cqw, as well as the density of states of carriers
by g3D(Ek) ∝
√
Ek → g2D(Ek) ∝ constant. Additionally, the coulomb potential in the
momentum space is changed by e2/0(q
2 +Q2s)V → e2/0(q+qs)A, where A is the area of the
quantum well and 1/qs is the Thomas-Fermi screening length for quantum wells. It is clear
that the film quantization effect tends to reduce the strain-induced mobility enhancements
of both electrons and holes.
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TABLE I: Model parameters used in calculating mobility of electrons in strained Si film.
µmaxc (cm
2/V · s) µ(0)c (cm2/V · s) λc (nm) 2Dc (nm)
5500 806 15 42
TABLE II: Model parameters used in calculating mobility of holes in strained Si film.
µmaxv (cm
2/V · s) µ(0)v (cm2/V · s) λv (nm) 2Dv (nm)
3000 100 143 42
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 Fig 1
FIG. 1: Scanning electron microscope (SEM) cross-sectional image of an array of wall precursor
structures with a remaining layer of patterned photo-resist after reactive ion etch process step.
Fig 2a
(a) Fig 2b(b) Fig 2c(c)
FIG. 2: SEM cross-sectional images of an array of wall structures after thermal oxidation: (a)
200 nm wall structures; (b) 95 nm wall structures; (c) 40 nm wall structures.
Fig 3a
(a) Fig 3b
(b)
Fig 3c
(c)
FIG. 3: SEM image of (a) pre-oxidized Si mesa configuration with precursors to wall structures in
the active region in-between planar un-textured regions where the metal contacts will be deposited;
(b) Planar un-textured Si where thermally grown oxide was removed for metal contact deposition
connecting walls; (c) Fully fabricated wall device with interdigitated electrodes.
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FIG. 4: Plot showing resistivity characteristics as a function of down scaling the wall widths.
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FIG. 5: Plots of photoconductivity characteristics as a function of down scaling the wall widths
(a) for λ = 365 nm; (b) for λ = 633 nm.
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FIG. 6: (Color online) Schematic configuration of a wall structured MSM device used for carrier
time response measurements.
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FIG. 7: Measured time response signals of 200 nm wall (row-1), 95 nm wall (row-2), 40 nm wall
(row-3), and 20 nm wall (row-4).
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FIG. 8: Carrier mobility values calculated from direct measure of rise time values as a function
of wall thickness.
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FIG. 9: SEM image of single 200 nm wall (left) and artists depiction of Si and O atoms shown
by light and dark gray spheres, respectively (middle). In the middle panel, region-[1] is unstrained
while region-[2] is strained. In thickest structures strained region is near the interfaces, but due
to fixed oxide charges the current flows away in the unstrained region. The right panel shows E-k
band diagram of unstrained region-[1].
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FIG. 10: SEM image of single 20 nm wall (left) and artists depiction of Si and O atoms shown by
light and dark gray spheres, respectively (middle). Note unstrained region-[ ] in the middle panel
has vanished as strained region-[2] closed in from both sides. In thinnest structures the strain is
continuous throughout the wall. The right panel displays E-k band diagram of strained region-[2].
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FIG. 11: (Color Online) Theoretical modeling for electron (left panel) and hole (right panel)
mobilities as functions of film thickness L with α = 1.0 (red solid curves) and 1.5 (black dashed
curves) and their comparisons with experimental data (black dots) in both panels.
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